

CBCS SCHEME



USN

--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

15EC655

Sixth Semester B.E. Degree Examination, June/July 2019 Microelectronics

Time: 3 hrs.

Max. Marks: 80

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- 1 a. Derive the expression of drain current of a MOS device for triode and saturation region. (08 Marks)
- b. Consider a CMOS process for which $L_{\min} = 0.4\mu\text{m}$, $t_{\text{ox}} = 8\text{nm}$, $\mu_n = 450\text{cm}^2/\text{v.s}$ and $V_t = 0.7\text{V}$
 - i) Find C_{ox} and k_n'
 - ii) For an NMOS transistor $\frac{W}{L} = \frac{8\mu\text{m}}{0.8\mu\text{m}}$. Calculate the values of V_{GS} and V_{DSmin} needed to operate a transistor in saturation region with a DC current $I_D = 100\mu\text{A}$.
 - iii) For the derive in (ii), find the value of V_{GS} required to cause the device to operate as 1000Ω resistor for a very small V_{DS} . (08 Marks)

OR

- 2 a. With the neat diagram obtain the expression for finite O/P resistance in saturation region. (07 Marks)
- b. Define the following parameter with respect to MOSFET:
 - i) Threshold voltage
 - ii) Body Effect. (05 Marks)
- c. For the circuit shown in Fig.Q.2(c), find the values of R and V_D to obtain a current I_D of $80\mu\text{A}$. Let the NMOS transistor have $V_t = 0.6\text{V}$, $\mu_n C_{\text{ox}} = 200\mu\text{A}/\text{V}^2$, $L = 0.8\mu\text{m}$ and $W = 4\mu\text{m}$. Assume $\lambda = 0$. (04 Marks)




Fig.Q.2(c)

Module-2

- 3 a. Draw the circuit diagram of source follower amplifier. Draw its small signal equivalent circuit with r_o . Obtain the expression for R_{in} , R_{out} , A_v , A_{v_o} and G_v . (10 Marks)
- b. List the various techniques used for biasing in MOS amplifier circuits and explain any two in detail. (06 Marks)

Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.
2. Any revealing of identification, appeal to evaluator and /or equations written eg. 42+8=50, will be treated as malpractice.



OR

- 8 a. Explain the following: i) Double cascode ii) Folded cascode. (08 Marks)
 b. Explain the high frequency response of MOS cascode amplifier with necessary diagram and expressions. (08 Marks)

Module-5

- 9 a. Explain the operation of MOS differential pair with a differential input voltage. (08 Marks)
 b. Prove that $A_{CM} = \frac{-r_{o4}}{2R_{ss}} \times \frac{1}{1 + g_{m3}r_{o3}}$ for the active loaded MOS differential amplifier. (08 Marks)

OR

- 10 a. For the nMOS differential pair with a common mode voltage V_{CM} applied as shown in Fig.Q.10(a). Let $V_{DD} = V_{SS} = 2.5V$, $K_n \frac{W}{L} = 3mA/v^2$, $V_{th} = 0.7V$, $I = 0.2mA$, $R_D = 5K\Omega$.

Neglect channel length modulation

- i) Find V_{OV} and V_{GS} for each transistor
 ii) For $V_{CM} = 0$, Find V_s , i_{D1} , i_{D2} , V_{D1} and V_{D2}
 iii) What is highest value of V_{cm} for which Q_1 and Q_2 remain in saturation, if current source I requires a minimum voltage of $0.3V$ to operate properly. What is the lowest value for V_s and hence for V_{cm} ?




Fig.Q.10(a)

(08 Marks)

- b. With neat circuit diagram, explain the operation of two stage CMOS Op-amp configuration. (08 Marks)
