



15EC655

Sixth Semester B.E. Degree Examination, June/July 2019 **Microelectronics**

Time: 3 hrs.

USN

Max. Marks: 80

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

Derive the expression of drain current of a MOS device for triode and saturation region.

- b. Consider a CMOS process for which $L_{min} = 0.4 \mu m$, $t_{ox} = 8 n m$, $\mu_n = 450 cm^2/v.s$ and $v_1 = 0.7 V$
 - Find Cox and k i)
 - For an NMOS transistor $\frac{W}{L} = \frac{8\mu m}{0.8\mu m}$. Calculate the values of V_{GS} and V_{DSmin} needed
 - to operate a transistor in saturation region with a DC current $I_D = 100 \mu A$. iii) For the derive in (ii), find the value of V_{GS} required to cause the device to operate as 1000Ω resistor for a very small V_{DS}. (08 Marks)


With the neat diagram obtain the expression for finite O/P resistance in saturation region.

(07 Marks)

- Define the following parameter with respect to MOSFET:
 - i) Threshold voltage ii) Body Effect.

(05 Marks)

For the circuit shown in Fig.Q.2(c), find the values of R and V_D to obtain a current l_D of $80\mu A$. Let the NMOS transistor have $V_t = 0.6V$, $\mu_n C_{ox} = 200\mu A/V^2$, $L = 0.8\mu m$ and $W = 4\mu m$. Assume $\lambda = 0$. (04 Marks)



Module-2

- a. Draw the circuit diagram of source follower amplifier. Draw its small signal equivalent circuit with ro. Obtain the expression for Rin, Rout, Av, Av, and Gv.
 - b. List the various techniques used for biasing in MOS amplifier circuits and explain any two in detail. (06 Marks)

ii) Folded c (08 Marks) Explain the following: i) Double cascode

b. Explain the high frequency response of MOS cascode amplifier with necessary diagram and (08 Marks) expressions.

Module-5

Explain the operation of MOS differential pair with a differential input voltage. (08 Marks)

b. Prove that $A_{CM} = \frac{-r_{04}}{2R_{ss}} \times \frac{1}{1 + g_{m3}r_{03}}$ for the active loaded MOS differential amplifier.

(08 Marks)

OR

For the nMOS differential pair with a common mode voltage V_{CM} applied as shown in Fig.Q.10(a). Let $V_{DD} = V_{SS} = 2.5 \text{V K}_n^1 \frac{\text{W}}{\text{I}} = 3 \text{mA/v}^2$, $V_{tn} = 0.7 \text{V}$, I = 0.2 mA, $R_D = 5 \text{K}\Omega$.

Neglect channel length modulation

Find Vov and VGS for each transistor

For $V_{CM} = 0$, Find Vs, i_{D1} , i_{D2} , V_{D1} and V_{D2}

What is highest value of V_{cm} for which Q₁ and Q₂ remain in saturation, if current source I requires a minimum voltage of 0.3V to operate properly. What is the lowest value for V_s and hence for V_{cm}?




Fig.Q.10(a)

(08 Marks)

With neat circuit diagram, explain the operation of two stage CMOS Op-amp configuration. (08 Marks)